|
TWI571880B
|
|
Effective programming method for non-volatile flash memory
|
|
US2015357035A1
|
|
Resistive memory device implementing selective memory cell refresh
|
|
US2015348624A1
|
|
Method for improving sensing margin of resistive memory
|
|
US2015279473A1
|
|
Flash memory device with sense-amplifier-bypassed trim data read
|
|
US9117549B1
|
|
Auto low current programming method without verify
|
|
US2015270006A1
|
|
Reference current circuit with temperature coefficient correction
|
|
US2015221388A1
|
|
Abridged erase verify method for flash memory
|
|
US2015200018A1
|
|
Erase algorithm for flash memory
|
|
US8929158B1
|
|
Auto-trimming of internally generated voltage level in an integrated circuit
|
|
US2015085580A1
|
|
Memory device with multiple cell write for a single input-output in a single write cycle
|
|
US2015039844A1
|
|
Memory device implementing reduced ECC overhead
|
|
US8890575B1
|
|
Glitch-free input transition detector
|
|
US2015016045A1
|
|
Memory assembly with processor matching pin-out
|
|
CN104078082A
|
|
Circuit and method for testing storage device
|
|
CN102831934A
|
|
Method for entering into internal test mode of ASRAM chip
|
|
CN102820045A
|
|
Address transition detection circuit
|
|
US2008042733A1
|
|
High-voltage pump switching circuit including ramp and discharge
|
|
US2004236902A1
|
|
Data distribution in content addressable memory
|
|
CN1450564A
|
|
Balance symmetric type read-out amplifier circuit for nonvolatile memory
|
|
US2004215870A1
|
|
Dynamic linking of banks in configurable content addressable memory systems
|
