|
US2019018778A1
|
|
Hierarchical nand memory device capable of performing concurrent and pipeline operations
|
|
US2017352424A1
|
|
Plural Distributed PBS with Both Voltage and Current Sensing SA for J-Page Hierarchical NAND Array's Concurrent Operations
|
|
US2016314833A1
|
|
Partial/full array/block erase for 2D/3D hierarchical NAND
|
|
CN107924699A
|
|
Part/complete array/block erasing for 2D/3D hierarchy types NAND
|
|
US2016172037A1
|
|
Novel lv nand-cam search scheme using existing circuits with least overhead
|
|
US2016099047A1
|
|
Multi-task concurrent/pipeline NAND operations on all planes
|
|
US2014347928A1
|
|
Low disturbance, power-consumption, and latency in NAND read and program-verify operations
|
|
US2014085978A1
|
|
Method and architecture for improving defect detectability, coupling area, and flexibility of NVSRAM cells and arrays
|
|
US2013294161A1
|
|
Low-voltage fast-write nvsram cell
|
|
US2013215683A1
|
|
Three-Dimensional Flash-Based Combo Memory and Logic Design
|
|
US2012176841A1
|
|
Flexible 2T-based fuzzy and certain matching arrays
|
|
US2012155173A1
|
|
Universal timing waveforms sets to improve random access read and write speed of memories
|
|
US2012069651A1
|
|
EEPROM-based, data-oriented combo NVM design
|
|
US2012063233A1
|
|
EEPROM-based, data-oriented combo NVM design
|
|
US2012087190A1
|
|
Write bias condition for 2T-string NOR flash cell
|
|
US2012020157A1
|
|
Novel high-temperature non-volatile memory design
|
|
US2012001233A1
|
|
Embedded NOR flash memory process with NAND cell and true logic compatible low voltage device
|
|
US2011267883A1
|
|
DRAM-like NVM memory array and sense amplifier design for high temperature and high endurance operation
|
|
US2012195123A1
|
|
Method and apparatus for management of over-erasure in NAND-based NOR-type flash memory
|
|
US2011157974A1
|
|
Cell array for highly-scalable, byte-alterable, two-transistor FLOTOX EEPROM non-volatile memory
|
