|
US8315086B1
|
|
Sram strap row well contact
|
|
US8310860B1
|
|
Sram strap row double well contact
|
|
US2012275207A1
|
|
SRAM cell parameter optimization
|
|
US2012026808A1
|
|
Integrated circuit with low power SRAM
|
|
US2010296337A1
|
|
8T SRAM cell with four load transistors
|
|
US2010296336A1
|
|
8T SRAM cell with two single sided ports
|
|
US2010296334A1
|
|
6T SRAM cell with single sided write
|
|
US2010296333A1
|
|
8T SRAM cell with one word line
|
|
US2011044094A1
|
|
10T SRAM cell with near dual port functionality
|
|
US2011018035A1
|
|
Offset geometries for area reduction in memory arrays
|
|
US2011013470A1
|
|
Structure and method for screening SRAMS
|
|
US2011007580A1
|
|
Local sensing and feedback for an SRAM array
|
|
US2010308419A1
|
|
SRAM cell with T-shaped contact
|
|
US2010264465A1
|
|
SRAM cell with different crystal orientation than associated logic
|
|
US2007069290A1
|
|
SRAM cell with asymmetrical pass gate
|
|
US2007070773A1
|
|
Static random access memory device having bit line voltage control for retain till accessed mode and method of operating the same
|
|
US2004219759A1
|
|
Semiconductor apparatus having contacts of multiple heights and method of making same
|
|
US5157335A
|
|
On-chip error detection circuit
|
