|
EP1274096A2
|
|
Control gate and word line voltage boosting scheme for twin MONOS memory cells
|
|
EP1274094A2
|
|
Bit line decoding scheme and circuit for dual bit memory with a dual bit selection
|
|
EP1274095A2
|
|
Twin MONOS cell array metal bitline organization and single cell operation
|
|
WO02071494A1
|
|
Method for erasing data in nonvolatile memory by injecting hot holes in carrier trapping site
|
|
EP1215681A2
|
|
Program and erase methods in twin MONOS cell memories
|
|
US2002008993A1
|
|
Array architecture nonvolatile memory and its operation methods
|
|
JP2002231829A
|
|
Nonvolatile semiconductor memory and its manufacturing method
|
|
JP2002170891A
|
|
Manufacture of dual bit multi-level ballistic monos memory, programming, and operation process
|
|
US6388293B1
|
|
Nonvolatile memory cell, operating method of the same and nonvolatile memory array
|
|
US6255166B1
|
|
Nonvolatile memory cell, method of programming the same and nonvolatile memory array
|
|
US6248633B1
|
|
Process for making and programming and operating a dual-bit multi-level ballistic MONOS memory
|
|
US6177318B1
|
|
Integration method for sidewall split gate monos transistor
|
|
US6133098A
|
|
Process for making and programming and operating a dual-bit multi-level ballistic flash memory
|
|
US6038169A
|
|
Read reference scheme for flash memory
|
|
US6074914A
|
|
Integration method for sidewall split gate flash transistor
|
|
US6180461B1
|
|
Double sidewall short channel split gate flash memory
|
|
US6002611A
|
|
Fast, low current program with auto-program for flash memory
|
|
US5780341A
|
|
Low voltage EEPROM/NVRAM transistors and making method
|
