|
CN112234948A
|
|
High-speed high-linearity time-interleaved dynamic operational amplifier circuit
|
|
CN112287632A
|
|
Method for prejudging wiring of integrated circuit
|
|
CN112260681A
|
|
High-frequency high-linearity input buffer and high-frequency high-linearity input buffer differential circuit
|
|
CN112234959A
|
|
FPGA high-performance interconnection circuit
|
|
CN112117995A
|
|
FPGA (field programmable Gate array) on-chip clock duty ratio test method and clock self-test FPGA
|
|
CN112148456A
|
|
FPGA high-level comprehensive scheduling method
|
|
CN112180852A
|
|
High-level comprehensive scheduling method based on time constraint
|
|
CN111917412A
|
|
Programmable charge pump circuit for bandwidth adjustable phase locked loop
|
|
CN112073342A
|
|
Deadlock avoidance method for equalizer self-adaptive state machine
|
|
CN111983423A
|
|
Chip routing time delay built-in detection circuit and detection method
|
|
CN111817695A
|
|
Power-on reset circuit capable of preventing power supply from shaking
|
|
CN111881080A
|
|
Integrated circuit chip with on-chip serial bus
|
|
CN111858462A
|
|
Parallel FPGA
|
|
CN111756375A
|
|
High-linearity low-voltage input buffer circuit
|
|
CN111600580A
|
|
Overlapping clock high performance flip-flop
|
|
CN111600597A
|
|
Ultra-low power consumption lookup table circuit
|
|
CN111723045A
|
|
Multifunctional memory circuit and integrated circuit chip
|
|
CN111668232A
|
|
Integrated circuit chip
|
|
CN111709205A
|
|
FPGA wiring method
|
|
CN111682877A
|
|
Analog-to-digital conversion method of pipeline analog-to-digital converter and pipeline analog-to-digital converter
|
