|
CN112187218A
|
|
Accurate clock signal duty ratio correction circuit
|
|
CN111930167A
|
|
Output stage bleeder circuit applied to ultralow quiescent current LDO
|
|
CN111865241A
|
|
Ultra-wideband low-distortion signal processing circuit and method
|
|
CN111857229A
|
|
Dynamic zero compensation circuit with protection circuit and linear voltage stabilizing circuit thereof
|
|
CN111709203A
|
|
FPGA (field programmable Gate array) optimization method and system for star topology structure of maintenance system
|
|
CN111626011A
|
|
FPGA comprehensive rapid iteration method and system based on configurable endpoint restart
|
|
WO2021073048A1
|
|
Apparatus and method for debugging pcie device
|
|
CN111338426A
|
|
DDR (double data Rate) read data-based fractional clock cycle synchronization system and method
|
|
CN111290977A
|
|
Register access system and method based on DDR multi-data unit
|
|
CN111208867A
|
|
DDR (double data Rate) read data integer clock cycle-based synchronization circuit and synchronization method
|
|
CN111026221A
|
|
Voltage reference circuit working under low power supply voltage
|
|
CN110995226A
|
|
Wide-input-range constant-gain serial receiving front-end circuit
|
|
CN110932722A
|
|
Capacitance multiplication circuit applied to phase-locked loop filter
|
|
CN110971215A
|
|
High-precision on-chip clock generator irrelevant to process
|
|
CN111010188A
|
|
Resistance-capacitance calibration circuit of continuous-time sigma-delta analog-to-digital converter
|
|
CN110995217A
|
|
Duty ratio adjusting circuit
|
|
CN110943739A
|
|
DCO circuit with low stray and high linearity
|
|
CN111030645A
|
|
Digital control wide-range clock duty ratio adjusting system
|
|
CN111030688A
|
|
Synchronization system and method of external input clock RPCK
|
|
CN110830002A
|
|
High-bandwidth capacitor-free LDO (low dropout regulator) structure
|
