|
GB0607061D0
|
|
Likelihood detector for data-dependant correlated noise
|
|
WO2004112258A1
|
|
High speed viterbi decoding and detection using an iterative trellis collapsing algorithm
|
|
GB0413103D0
|
|
A calculating apparatus and method for use in a maximum likelihood
|
|
US7042246B2
|
|
Logic circuits for performing threshold functions
|
|
US7308471B2
|
|
Method and device for performing operations involving multiplication of selectively partitioned binary inputs using booth encoding
|
|
US6909767B2
|
|
Logic circuit
|
|
GB0400577D0
|
|
A sum bit generation circuit
|
|
AU2003294123A1
|
|
Carry and sum generation
|
|
US7260595B2
|
|
Logic circuit and method for carry and sum generation and method of designing such a logic circuit
|
|
US7136888B2
|
|
Parallel counter and a logic circuit for performing multiplication
|
|
US6883011B2
|
|
Parallel counter and a multiplication logic circuit
|
