|
US2013258786A1
|
|
Victim port-based design for test area overhead reduction in multiport latch-based memories
|
|
US2013111285A1
|
|
Scan test circuitry comprising scan cells with functional output multiplexing
|
|
US2012179946A1
|
|
Logic BIST for system testing using stored patterns
|
|
US2012173938A1
|
|
Scan cell designs with serial and parallel loading of test data
|
|
US2012173939A1
|
|
Scan cell designs with serial and parallel loading of test data
|
|
US2012063248A1
|
|
Low cost comparator design for memory BIST
|
|
US2012042220A1
|
|
Low-cost design for register file testability
|
|
US2010162060A1
|
|
Test technique to apply a variable scan clock including a scan clock modifier on an integrated circuit
|
|
US2009278576A1
|
|
Critical path monitor for an integrated circuit and method of operation thereof
|
|
US8464198B1
|
|
Electronic design automation tool and method for employing unsensitized critical path information to reduce leakage power in an integrated circuit
|
|
US8090965B1
|
|
System and method for testing memory power management modes in an integrated circuit
|
