|
US2014087526A1
|
|
Multi-gate field effect transistor devices
|
|
US2014061734A1
|
|
Finfet with reduced parasitic capacitance
|
|
US2014054705A1
|
|
Silicon germanium channel with silicon buffer regions for fin field effect transistor device
|
|
US2014038382A1
|
|
Structure and method to realize conformal doping in deep trench applications
|
|
US2014030864A1
|
|
Method of eDRAM DT strap formation in FinFET device structure
|
|
US2013175594A1
|
|
Integrated circuit including DRAM and SRAM/logic
|
|
US8569152B1
|
|
Cut-very-last dual-epi flow
|
|
US2013316513A1
|
|
Fin isolation for multigate transistors
|
|
US8557657B1
|
|
Retrograde substrate for deep trench capacitors
|
|
US2013181261A1
|
|
Borderless contact structure
|
|
US2013161744A1
|
|
finFET with merged fins and vertical silicide
|
|
US8445334B1
|
|
SOI FinFET with recessed merged Fins and liner for enhanced stress coupling
|
|
US2013087841A1
|
|
Embeded DRAM cell structures with high conductance electrodes and methods of manufacture
|
|
US2012280250A1
|
|
Spacer as hard mask scheme for in-situ doping in CMOS finFETs
|
|
US2012181613A1
|
|
Methods for Forming Field Effect Transistor Devices With Protective Spacers
|
|
US2012070947A1
|
|
Inducing stress in fin-fet device
|
|
US2011101455A1
|
|
FinFET spacer formation by oriented implantation
|
|
US2010009131A1
|
|
Multi-exposure lithography employing a single anti-reflective coating layer
|
|
US2009127121A1
|
|
Method and apparatus for electroplating on soi and bulk semiconductor wafers
|
|
US2009121343A1
|
|
Carbon nanotube structures for enhancement of thermal dissipation from semiconductor modules
|
