|
US2013285193A1
|
|
Metal-insulator-metal (MIM) capacitor with deep trench (DT) structure and method in a silicon-on-insulator (SOI)
|
|
US2013256830A1
|
|
Semiconductor-on-oxide structure and method of forming
|
|
US2013262792A1
|
|
Memory device support of dynamically changing frequency in memory systems
|
|
US2013114361A1
|
|
Sense amplifier having an isolated pre-charge architecture, a memory circuit incorporating such a sense amplifier and associated methods
|
|
US2011267916A1
|
|
VDD pre-set of direct sense DRAM
|
|
US2011051532A1
|
|
Reference level generation with offset compensation for sense amplifier
|
|
US2010052100A1
|
|
Deep trench electrostatic discharge (ESD) protect diode for silicon-on-insulator (SOI) devices
|
|
US2010052108A1
|
|
Vertical through-silicon via for a semiconductor structure
|
|
US2010032742A1
|
|
Integrated circuits comprising an active transistor electrically connected to a trench capacitor by an overlying contact and methods of making
|
|
US2010001788A1
|
|
System to evaluate charge pump outputs and associated methods
|
|
US2010001709A1
|
|
System to generate a reference for a charge pump and associated methods
|
|
US2009158224A1
|
|
Design structure including failing address register and compare logic for multi-pass repair of memory arrays
|
|
US2009193186A1
|
|
Embedded dram having multi-use refresh cycles
|
|
US2009154270A1
|
|
Failing address register and compare logic for multi-pass repair of memory arrays
|
