|
US6088518A
|
|
Method and system for porting an integrated circuit layout from a reference process to a target process
|
|
CA2175276A1
|
|
Method and system for allowing an integrated circuit to be portably generated from one manufacturing process to another
|
|
US5701021A
|
|
Cell architecture for mixed signal applications
|
|
US5635737A
|
|
Symmetrical multi-layer metal logic array with extension portions for increased gate density and a testability area
|
|
US5723992A
|
|
Low leakage output driver circuit which can be utilized in a multi-voltage source
|
|
US5384472A
|
|
Symmetrical multi-layer metal logic array with continuous substrate taps and extension portions for increased gate density
|
|
WO9326044A1
|
|
Symmetrical multi-layer metal logic array with continuous substrate taps
|
