|
US2014154855A1
|
|
Method and apparatus with channel stop doped devices
|
|
US2014061936A1
|
|
Latch-up suppression and substrate noise coupling reduction through a substrate back-tie for 3D integrated circuits
|
|
US2013334613A1
|
|
N-channel and P-channel end-to-end finfet cell architecture
|
|
US2013334610A1
|
|
N-channel and P-channel end-to-end finFET cell architecture with relaxed gate pitch
|
|
US2013065380A1
|
|
Methods for manufacturing integrated circuit devices having features with reduced edge curvature
|
|
US2013113547A1
|
|
Method and apparatus for floating or applying voltage to a well of an integrated circuit
|
|
US2013026607A1
|
|
Integrated circuit devices having features with reduced edge curvature and methods for manufacturing the same
|
|
US2012280354A1
|
|
Methods for fabricating high-density integrated circuit devices
|
|
US2009108293A1
|
|
Method for suppressing lattice defects in a semiconductor substrate
|
|
US8407634B1
|
|
Analysis of stress impact on transistor performance
|
