|
US10014876B1
|
|
High speed buffering for time-interleaved ADCS with reduced ISI and increased voltage gain
|
|
US2018184373A1
|
|
Power optimization mechanisms for framers by serializing frame alignment processes for multiple lanes
|
|
US2017373827A1
|
|
Resolving interaction between channel estimation and timing recovery
|
|
US2017331619A1
|
|
Timing recovery with adaptive channel response estimation
|
|
US9876007B1
|
|
MIMcap creation and utilization methodology
|
|
US2017310412A1
|
|
High speed serializer using quadrature clocks
|
|
US9798672B1
|
|
Data managment for cache memory
|
|
US9496884B1
|
|
DC offset calibration of ADC with alternate comparators
|
|
US9621179B1
|
|
Metastability error reduction in asynchronous successive approximation analog to digital converter
|
|
US9602119B1
|
|
Gain calibration by applying a portion of an input voltage to voltage associated with a capacitor array
|
|
US2017163380A1
|
|
High speed add-compare-select for Viterbi decoder
|
|
WO2016028457A1
|
|
Multi-rate transmissions over twinax cables
|
|
CN108027394A
|
|
High frequency voltage supplies monitor
|
|
WO2017019054A1
|
|
Systems and methods facilitating multi-word atomic operation support for system on chip environments
|
|
WO2017019008A1
|
|
Hazard prediction for a group of memory access instructions using a buffer associated with branch prediction
|
|
CN110795150A
|
|
Implementation of load fetch/store release instruction by load/store operation according to DMB operation
|
|
US2017010966A1
|
|
Systems and methods facilitating reduced latency via stashing in system on chips
|
|
CN107925557A
|
|
Identification code word for the rate adaptation version of data flow
|
|
CN108028814A
|
|
The calibration of high speed intertexture array
|
|
US9438225B1
|
|
High efficiency half-cross-coupled decoupling capacitor
|
