|
US2008195901A1
|
|
Op-code based built-in-self-test
|
|
US7348857B1
|
|
Monitoring and compensating for real time local circuit speed in an integrated circuit
|
|
US7345933B1
|
|
Qualified data strobe signal for double data rate memory controller module
|
|
US7330081B1
|
|
Digitally controlled oscillator and associated method
|
|
US7132867B1
|
|
High resolution digital loop circuit
|
|
US7126404B1
|
|
High resolution digital delay circuit for PLL and DLL
|
|
US7149139B1
|
|
Circuitry and methods for efficient FIFO memory
|
|
US7138850B1
|
|
High-gain synchronizer circuitry and methods
|
|
US7266635B1
|
|
Address lookup apparatus having memory and content addressable memory
|
|
US7249332B1
|
|
Using local reduction in model checking to identify faults in logically correct circuits
|
|
US7050341B1
|
|
Diagonal matrix delay
|
|
US7334091B1
|
|
Queue memory management
|
|
US7046042B1
|
|
Phase detector
|
|
US7135904B1
|
|
Jitter producing circuitry and methods
|
|
US7231619B1
|
|
Extended model checking hardware verification
|
|
US7360142B1
|
|
Methods, architectures, circuits, software and systems for CRC determination
|
|
US6988237B1
|
|
Error-correction memory architecture for testing production errors
|
|
US7352217B1
|
|
Lock phase circuit
|
|
US7353448B1
|
|
Methods, architectures, circuits and systems for transmission error determination
|
|
US7282962B1
|
|
Inverted-phase detector
|
