|
US10892763B1
|
|
Second-order clock recovery using three feedback paths
|
|
US10992501B1
|
|
Eye monitor for parallelized digital equalizers
|
|
US10880130B1
|
|
SerDes equalization for short, reflective channels
|
|
US10877233B1
|
|
Active ethernet cable with preset pre-equalization
|
|
US10944584B1
|
|
Single-ended signaling between differential ethernet interfaces
|
|
US2020076651A1
|
|
Serdes pre-equalizer having adaptable preset coefficient registers
|
|
US10855278B1
|
|
IC layout tiles with internal channel for signal distribution
|
|
CN112291106A
|
|
Bypass switch for managing active Ethernet cable
|
|
CN112217755A
|
|
Parallel channel skewing for enhanced error correction
|
|
US2021006335A1
|
|
Efficient multi-mode dfe
|
|
US10728059B1
|
|
Parallel mixed-signal equalization for high-speed serial link
|
|
CN112117572A
|
|
Debug arrangement for active ethernet cable
|
|
CN112117606A
|
|
Active Ethernet cable with preset equalization
|
|
CN111641089A
|
|
Active Ethernet cable
|
|
CN111641090A
|
|
An active 1: n branch cable
|
|
US2020249714A1
|
|
Clock Recovery Using Between-Interval Timing Error Estimation
|
|
US2020219828A1
|
|
Compensation network for high speed integrated circuits
|
|
US2020220550A1
|
|
PLL with wide frequency coverage
|
|
US2020041565A1
|
|
Scan-Chain Testing Via Deserializer Port
|
|
US10680856B1
|
|
Thermometer-encoded unrolled dfe selection element
|
