|
US2014359404A1
|
|
Parallel CRC computation with data enables
|
|
WO2014052972A1
|
|
High accuracy 1588 timestamping over high speed multi lane distribution physical code sublayers
|
|
WO2013170261A1
|
|
Timing synchronization for networks with radio links
|
|
CN104054298A
|
|
Packet-based timing measurement
|
|
CN104012025A
|
|
Physical layer processing of timestamps and MAC security
|
|
WO2013070804A1
|
|
Wan transport of frames with mac security
|
|
CN102971983A
|
|
Packet protocol processing with precision timing protocol support
|
|
CN102783079A
|
|
Distributed packet-based timestamp engine
|
|
GB201211935D0
|
|
Clock and data recovery for burst-mode serial signals
|
|
WO2011088368A2
|
|
Frequency and phase acquisition of a clock and data recovery circuit without an external reference clock
|
|
WO2011088150A2
|
|
Method for switching master/slave timing in a 1000base-t link without traffic disruption
|
|
US2011255552A1
|
|
Framed flows over packet-switched fabrics
|
|
CN103840915A
|
|
Method of coding data so as to be emitted in communications media
|
|
US2010079167A1
|
|
Differential voltage mode driver and digital impedance caliberation of same
|
|
US2010061168A1
|
|
Fuses for memory repair
|
|
US2007212927A1
|
|
High-speed data interface for connecting network devices
|
|
US2008049612A1
|
|
Maintaining filtering database consistency
|
|
US7227878B1
|
|
Differential opto-electronics transmitter
|
|
US2006045531A1
|
|
Variable bandwidth transimpedance amplifier with one-wire interface
|
|
US2006146926A1
|
|
Adaptive equalization with group delay
|
