|
WO2012151475A1
|
|
Fpga ram blocks optimized for use as register files
|
|
US7924053B1
|
|
Clustered field programmable gate array architecture
|
|
US7924052B1
|
|
Field programmable gate array architecture having Clos network-based input interconnect
|
|
US7816946B1
|
|
Inverting flip-flop for use in field programmable gate arrays
|
|
US7701250B1
|
|
(N+1) input flip-flop packing with logic in FPGA architectures
|
|
US2009189634A1
|
|
Single event transient mitigation and measurement in integrated circuits
|
|
US2010157688A1
|
|
Push-pull memory cell configured for simultaneous programming of n-channel and p-channel non-volatile transistors
|
|
US2010156458A1
|
|
Programmable logic device with programmable wakeup pins
|
|
US2010156457A1
|
|
PLD providing soft wakeup logic
|
|
US2010149873A1
|
|
Push-pull FPGA cell
|
|
US2010060311A1
|
|
Circuits and methods for testing FPGA routing switches
|
|
US2010044768A1
|
|
Reduced-edge radiation-tolerant non-volatile transistor memory cells
|
|
US7659841B1
|
|
Quadratic and cubic compensation of sigma-delta D/A and A/D converters
|
|
US7692972B1
|
|
Split gate memory cell for programmable circuit device
|
|
US7701246B1
|
|
Programmable delay line compensated for process, voltage, and temperature
|
|
US7932744B1
|
|
Staggered I/O groups for integrated circuits
|
|
US7768317B1
|
|
Radiation-tolerant flash-based FPGA memory cells
|
|
US7772879B1
|
|
Logic module including versatile adder for FPGA
|
|
US7633731B1
|
|
High-voltage dual-polarity I/O p-well pump ESD protection circuit
|
|
US7683660B1
|
|
Programmable logic device with a microcontroller-based control system
|
