|
US2006152249A1
|
|
Configuration circuit for programmable logic devices
|
|
US2006139054A1
|
|
Look-up table structure with embedded carry logic
|
|
US7084666B2
|
|
Programmable interconnect structures
|
|
US7064579B2
|
|
Alterable application specific integrated circuit (ASIC)
|
|
US6998722B2
|
|
Semiconductor latches and SRAM devices
|
|
US7112994B2
|
|
Three dimensional integrated circuits
|
|
US7064018B2
|
|
Methods for fabricating three dimensional integrated circuits
|
|
US6992503B2
|
|
Programmable devices with convertibility to customizable devices
|
|
US6856030B2
|
|
Semiconductor latches and SRAM devices
|
|
US7018875B2
|
|
Insulated-gate field-effect thin film transistors
|
|
US7176713B2
|
|
Integrated circuits with RAM and ROM fabrication options
|
|
US7019557B2
|
|
Look-up table based logic macro-cells
|
|
US7030651B2
|
|
Programmable structured arrays
|
|
US7129744B2
|
|
Programmable interconnect structures
|
|
US7042756B2
|
|
Configurable storage device
|
|
US6855988B2
|
|
Semiconductor switching devices
|
