|
WO0111687A1
|
|
Gate isolated triple-well non-volatile cell
|
|
US6292930B1
|
|
Methods for configuring FPGA's having variable grain blocks and shared logic for providing time-shared access to interconnect resources
|
|
US6351157B1
|
|
Output buffer for making a high voltage (5.0 volt) compatible input/output in a low voltage (2.5 volt) semiconductor process
|
|
US6326808B1
|
|
Inversion of product term line before or logic in a programmable logic device (PLD)
|
|
US6028789A
|
|
Zero-power CMOS non-volatile memory cell having an avalanche injection element
|
|
US6034893A
|
|
Non-volatile memory cell having dual avalanche injection elements
|
|
US6274898B1
|
|
Triple-well EEPROM cell using P-well for tunneling across a channel
|
|
US6424000B1
|
|
Floating gate memory apparatus and method for selected programming thereof
|
|
US6413826B2
|
|
Gate insulator process for nanometer MOSFETS
|
|
US6284626B1
|
|
Angled nitrogen ion implantation for minimizing mechanical stress on side walls of an isolation trench
|
|
US6172392B1
|
|
Boron doped silicon capacitor plate
|
|
US6326663B1
|
|
Avalanche injection EEPROM memory cell with P-type control gate
|
|
US6031365A
|
|
Band gap reference using a low voltage power supply
|
|
US6163175A
|
|
High voltage detector to control a power supply voltage pump for a 2.5 volt semiconductor process device
|
|
US6207989B1
|
|
Non-volatile memory device having a high-reliability composite insulation layer
|
|
US6133164A
|
|
Fabrication of oxide regions having multiple thicknesses using minimized number of thermal cycles
|
|
US6075724A
|
|
Method for sorting semiconductor devices having a plurality of non-volatile memory cells
|
|
US6294811B1
|
|
Two transistor EEPROM cell
|
|
US6297128B1
|
|
Process for manufacturing shallow trenches filled with dielectric material having low mechanical stress
|
|
US5999449A
|
|
Two transistor EEPROM cell using P-well for tunneling across a channel
|
