|
US5964857A
|
|
Priority encoder for a content addressable memory system
|
|
US5852569A
|
|
Content addressable memory multiple match detection circuit
|
|
US5892406A
|
|
Mixed signal phase locked loop with process and temperature calibration
|
|
US5706224A
|
|
Content addressable memory and random access memory partition circuit
|
|
US5828233A
|
|
Mixed mode CMOS input buffer with bus hold
|
|
US5844425A
|
|
CMOS tristate output buffer with having overvoltage protection and increased stability against bus voltage variations
|
|
AU7686694A
|
|
Scan test circuit using fast transmission gate switch
|
|
US5289062A
|
|
Fast transmission gate switch
|
|
US5367187A
|
|
Master slice gate array integrated circuits with basic cells adaptable for both input/output and logic functions
|
|
US5223456A
|
|
High density local interconnect in an integrated circit using metal silicide
|
|
WO9216998A1
|
|
Fast transmission gate switch
|
|
US5254874A
|
|
High density local interconnect in a semiconductor circuit using metal silicide
|
|
US5311475A
|
|
High speed full and empty flag generators for first-in first-out memory
|
|
US5228002A
|
|
First-in first-out memory device and method for accessing the device
|
|
EP0527194A1
|
|
High density local interconnect in a semiconductor circuit using metal silicide
|
