|
WO2006025768A2
|
|
Read latency minimisation using frame offset
|
|
WO2006011830A2
|
|
Re-timer circuit for data recovery with fast recovery from a low power mode
|
|
WO2006006893A1
|
|
Clock and data recovery circuit
|
|
WO2005117261A1
|
|
Pull up for high speed structures
|
|
WO2005109733A1
|
|
Clock frequency reduction in communications receiver with coding
|
|
WO2005099164A1
|
|
Clock recovery in an oversampled serial communications system
|
|
WO2005088890A1
|
|
Eye tracking and expansion using oversampled signals
|
|
WO2006010991A1
|
|
Array oscillator and polyphase clock generator
|
|
AU2003287116A1
|
|
Strip-line topology for a high speed pcb with low dissipation
|
|
AU2003287117A1
|
|
Simultaneous bidirectional differential signalling interface
|
|
WO03100965A2
|
|
High speed amplifier incorporating pre-emphasis
|
|
AU2003241234A1
|
|
Reference voltage generator for logic elements providing stable and predefined gate propagation time
|
|
WO03100974A2
|
|
Pull up for high speed structures
|
|
US7278069B2
|
|
Data transmission apparatus for high-speed transmission of digital data and method for automatic skew calibration
|
|
AU2003207915A1
|
|
Line driver with reduced power consumption
|
|
WO03065670A1
|
|
Means and method of data encoding and communication at rates above the channel bandwidth
|
|
AU2002348918A8
|
|
Latency tolerant processing equipment
|
|
WO03019810A2
|
|
Adaptive equaliser for reducing distortion in a communication channel
|
|
US2006119407A1
|
|
Timing delay generator and method using temperature stabilisation
|
|
AU2002311704A8
|
|
Receiver with recovery circuit using oversampling and majority decision
|
