|
GB0216453D0
|
|
High speed interface device
|
|
US2002196061A1
|
|
Programmable self-calibrating vernier and method
|
|
EP1396126A2
|
|
Method and apparatus for impedance matching in a transmission line
|
|
GB0208014D0
|
|
Line termination incorporating compensation for device and package parasites
|
|
GB0202366D0
|
|
Means of reducing threshold offset caused by sending data at rates above the channel bandwidth
|
|
GB0131100D0
|
|
Receiver with automatic skew compensation
|
|
EP1370923A2
|
|
Channel time calibration means
|
|
EP1360569A2
|
|
Timing control means for automatic compensation of timing uncertainties
|
|
GB0026849D0
|
|
DDR SDRAM memory test system with fault strobe synchronization
|
|
US6460152B1
|
|
High speed memory test system with intermediate storage buffer and method of testing
|
|
US6712630B1
|
|
Pressure actuated zero insertion force socket
|
|
US6366995B1
|
|
System and a method for defining transforms of memory device addresses
|
|
TW452906B
|
|
A skew calibration means and a method of skew calibration
|
|
US6393543B1
|
|
System and a method for transformation of memory device addresses
|
|
EP1040358A2
|
|
A memory test system with a means for test sequence optimisation and a method of its operation
|
|
US6269455B1
|
|
System and a method for processing information about locations of defective memory cells and a memory test with defect compression means
|
