|
US2009174507A1
|
|
On-die termination circuit
|
|
US2008244369A1
|
|
Register read mechanism
|
|
US2008256282A1
|
|
Calibration of read/write memory access via advanced memory buffer
|
|
TW200819767A
|
|
Dynamic burn-in systems and apparatuses
|
|
US2008165884A1
|
|
Systems and methods for the distribution of differential clock signals to a plurality of low impedance receivers
|
|
US2008056426A1
|
|
Clock and data recovery
|
|
US2007162670A1
|
|
Memory interface to bridge memory buses
|
|
US2008022324A1
|
|
Personal Area Television Broadcasting
|
|
US2007285122A1
|
|
On-chip supply regulators
|
|
US2007237250A1
|
|
Hybrid modulus blind equalization for quadrature amplitude modulation (QAM) receivers
|
|
US2007121389A1
|
|
Memory interface to bridge memory buses
|
|
US2007206707A1
|
|
Blinder equalizer for QAM receivers
|
|
US2007216562A1
|
|
Integrated DSP for a DC offset cancellation loop
|
|
US2008012986A1
|
|
CMOS integrated super-heterodyne television receiver with multiple signal paths
|
|
US2007109019A1
|
|
High speed transceiver with low power consumption
|
