|
KR102201960B1
|
|
Field limiting ring for power semiconductor
|
|
KR102217856B1
|
|
Method of forming shield under trench gate
|
|
KR20200025981A
|
|
Method of forming thermal oxidation layer
|
|
KR20190100012A
|
|
Power Semiconductor with P Shield Structure Implemented by Multiple Epi-Growth Method and Fabrication Method
|
|
KR20200055966A
|
|
Silicon-carbide Schottky diode and method of manufacturing the same
|
|
KR102078579B1
|
|
Arc prevention apparatus and probe card having the same
|
|
KR20200032487A
|
|
Method of manufacturing Power Semiconductor with ion implant region below trench
|
|
KR20200032336A
|
|
Method of manufacturing Power Semiconductor with ion implant region below trench
|
|
KR102050551B1
|
|
Power semiconductor having trench of step structure and method of manufacturing thereof
|
|
KR20200016585A
|
|
SiC semiconductor device and making method
|
|
KR101943927B1
|
|
SiC semiconductor device and making method
|
|
KR101943926B1
|
|
Mask align method for semiconductor using SiC
|
|
KR20190100598A
|
|
Power semiconductor having improved channel mobility
|
|
KR20190098452A
|
|
Power semiconductor having bottom surface considering reliability
|
|
KR20190098457A
|
|
Power semiconductor having bottom surface for improved electrical properties
|
|
KR20190098459A
|
|
Power semiconductor package with self-align structure
|
