|
CN102428450A
|
|
Systems and methods for resource controlling
|
|
US2008279013A1
|
|
Multi-level non-volatile memory cell with high-VT enhanced BTBT device
|
|
US2009168497A1
|
|
Memory leakage control circuit and method
|
|
US7724570B1
|
|
Adaptive programming of memory circuit including writing data in cells of a memory circuit
|
|
US7719896B1
|
|
Configurable single bit/dual bits memory
|
|
US7768840B1
|
|
Memory modeling using an intermediate level structural description
|
|
US7673264B1
|
|
System and method for verifying IP integrity in system-on-chip (SOC) design
|
|
US2007162879A1
|
|
System and method for approximating intrinsic capacitance of an IC block
|
|
US2008056010A1
|
|
Non-volatile memory with programming through band-to-band tunneling and impact ionization gate current
|
|
US2008049519A1
|
|
Non-volatile memory cell circuit with programming through band-to-band tunneling and impact ionization gate current
|
|
US7747425B1
|
|
System and method for peak current modeling for an IC design
|
|
US2006291319A1
|
|
Reduced area high voltage switch for NVM
|
|
US2007079200A1
|
|
Input-output device testing
|
|
US2006223247A1
|
|
Schottky junction diode devices in CMOS
|
|
US2007070698A1
|
|
Compact virtual ground diffusion programmable ROM array architecture, system and method
|
|
US2006220639A1
|
|
Fault tolerant non volatile memories and methods
|
|
US7616036B1
|
|
Programmable strobe and clock generator
|
|
US7263016B1
|
|
Method and system for pre-charging and biasing a latch-type sense amplifier
|
|
US7251186B1
|
|
Multi-port memory utilizing an array of single-port memory cells
|
|
US7298659B1
|
|
Method and system for accelerated detection of weak bits in an SRAM memory device
|
