|
US2013328126A1
|
|
Epitaxial formation of source and drain regions
|
|
US2013330847A1
|
|
Method and system for semiconductor device pattern loading effect characterization
|
|
US2013157431A1
|
|
Structure and method for thermal treatment with epitaxial SiCP thermal stability improvement
|
|
US2013146949A1
|
|
Mechanisms for forming stressor regions in a semiconductor device
|
|
US2013146895A1
|
|
Pinch-off control of gate edge dislocation
|
|
US2013043511A1
|
|
Integrated circuits
|
|
US2013017678A1
|
|
Methods of anneal after deposition of gate layers
|
|
US2013009216A1
|
|
Semiconductor device with a dislocation structure and method of forming the same
|
|
US2012015459A1
|
|
Thermal Leveling for Semiconductor Devices
|
|
US2011295539A1
|
|
Method and apparatus for measuring intra-die temperature
|
|
US2011269287A1
|
|
Methods for doping fin field-effect transistors
|
|
US2011195555A1
|
|
Techniques for FinFET doping
|
|
US2011171795A1
|
|
FinFET LDD and source drain implant technique
|
