|
US2013294139A1
|
|
Circuits configured to remain in a non-program state during a power-down event
|
|
US2013223176A1
|
|
Memory pre-decoder circuits employing pulse latch(es) for reducing memory access times, and related systems and methods
|
|
US2013208556A1
|
|
Power-on-reset (POR) circuits for resetting memory devices, and related circuits, systems, and methods
|
|
US2013121086A1
|
|
Memory configured to provide simultaneous read/write access to multiple banks
|
|
US2011317468A1
|
|
Non-volatile memory with split write and read bitlines
|
|
US2009109772A1
|
|
Ram with independent local clock
|
