|
US7725656B1
|
|
Braided set associative caching techniques
|
|
US7747896B1
|
|
Dual ported replicated data cache
|
|
US8522253B1
|
|
Hardware support for virtual machine and operating system context switching in translation lookaside buffers and virtually tagged caches
|
|
US7904789B1
|
|
Techniques for detecting and correcting errors in a memory device
|
|
US7971002B1
|
|
Maintaining instruction coherency in a translation-based computer system architecture
|
|
US7606997B1
|
|
Method and system for using one or more address bits and an instruction to increase an instruction set
|
