|
US2013326153A1
|
|
Multi-threaded transactional memory coherence
|
|
US2013297911A1
|
|
Checkpointed buffer for re-entry from runahead
|
|
US8413162B1
|
|
Multi-threading based on rollback
|
|
US8751753B1
|
|
Coherence de-coupling buffer
|
|
US7734892B1
|
|
Memory protection and address translation hardware support for virtual machines
|
|
US2006220678A1
|
|
Method and system for elastic signal pipelining
|
|
US2006179483A1
|
|
Method and system for validating a computer system
|
|
US7646835B1
|
|
Method and system for automatically calibrating intra-cycle timing relationships for sampling signals for an integrated circuit device
|
