|
CN112187214A
|
|
IO impedance calibration circuit and method of FPGA
|
|
CN112104362A
|
|
Method and system for controlling multi-channel clock to determine phase relation output
|
|
CN111935119A
|
|
Data encryption authentication method and data encryption authentication system
|
|
CN111737192A
|
|
Embedded DDR hardcore of FPGA and FPGA
|
|
CN111933206A
|
|
Built-in self-test method and test system for DDR physical layer address command path
|
|
CN111934680A
|
|
Output frequency calibration method and output frequency calibration system
|
|
CN111597073A
|
|
FPGA single event upset error correction method and circuit
|
|
CN111697950A
|
|
Intrinsic linear phase interpolator
|
|
CN111665894A
|
|
Low dropout voltage regulator
|
|
CN111665893A
|
|
Low dropout regulator of NMOS output power tube
|
|
CN111638745A
|
|
Low dropout regulator of NMOS output power tube
|
|
CN111650987A
|
|
Low dropout regulator of PMOS output power tube
|
|
CN111654097A
|
|
Power supply switching circuit
|
|
CN111596118A
|
|
Current detection circuit and low dropout regulator circuit
|
|
CN111522385A
|
|
Low dropout regulator of PMOS output power tube
|
|
CN111709201A
|
|
FPGA configuration module and implementation method and circuit for test signal grouping output thereof
|
|
CN111835335A
|
|
Clock structure of field programmable gate array and adjusting method thereof
|
|
CN111610846A
|
|
FPGA internal DSP and power consumption reduction method thereof
|
|
CN111506519A
|
|
Method and system for distributing SRAM unit for FPGA code point
|
|
CN111459712A
|
|
SRAM type FPGA single event upset error correction method and single event upset error correction circuit
|
