|
US2019342875A1
|
|
Methods and apparatus for providing a demapping system to demap uplink transmissions
|
|
US2019342046A1
|
|
Methods and Apparatus for Symbol-to-Symbol Multiplexing of Control, Data, and Reference Signals on A 5G Uplink
|
|
US2019335529A1
|
|
Methods and apparatus for two-stage ACK/DTX detection
|
|
US2020293318A1
|
|
Buffer Allocation with Memory-based Configuration
|
|
US2019171613A1
|
|
Method and apparatus for a vector memory subsystem for use with a programmable mixed-radix DFT/IDFT processor
|
|
US2020249955A1
|
|
Pair merge execution units for microinstructions
|
|
US2020250088A1
|
|
Low latency inter-chip communication mechanism in multi-chip processing system
|
|
DE102019200599A1
|
|
MANAGING SKIP FORECASTING INFORMATION FOR DIFFERENT CONTEXTS
|
|
US2019215218A1
|
|
Methods and apparatus for frequency offset estimation
|
|
US2019342013A1
|
|
Methods and apparatus for sub-block based architecture of cholesky decomposition and channel whitening
|
|
US2020191843A1
|
|
System and method for droop detection
|
|
US2020192456A1
|
|
System and method for compensating for a droop event
|
|
US2020012499A1
|
|
Complex I/O Value Prediction for Multiple Values with Physical or Virtual Addresses
|
|
US2020167286A1
|
|
Increasing the lookahead amount for prefetching
|
|
US2020167285A1
|
|
Prefetching data to reduce cache misses
|
|
US2020150993A1
|
|
Flexible resource assignment to physical and virtual functions in a virtualized processing system
|
|
US2019244141A1
|
|
Systems and methods for programmable hardware architecture for machine learning
|
|
US2019334685A1
|
|
Methods and apparatus for dynamic acknowledgement list selection in detection of uplink control channel formats
|
|
US10740155B1
|
|
Methods and systems for load balancing in network devices
|
|
US2020099669A1
|
|
Secure In-line Network Packet Transmittal
|
