|
US10162373B1
|
|
Variation immune on-die voltage droop detector
|
|
US2018210987A1
|
|
Techniques for statistical frequency enhancement of statically timed designs
|
|
US2018174665A1
|
|
Method to dynamically inject errors in a repairable memory on silicon and a method to validate built-in-self-repair logic
|
|
US2018166126A1
|
|
Write assist for memories with resistive bit lines
|
|
US2018157595A1
|
|
Optimizing memory mapping(s) associated with network nodes
|
|
US10439960B1
|
|
Memory page request for optimizing memory page latency associated with network nodes
|
|
US10348281B1
|
|
Clock control based on voltage associated with a microprocessor
|
|
US10819783B1
|
|
Managing a data packet for an operating system associated with a multi-node system
|
|
US10318696B1
|
|
Efficient techniques for process variation reduction for static timing analysis
|
|
US2017261537A1
|
|
Self-referenced on-die voltage droop detector
|
|
US9965419B1
|
|
Multiple-queue integer coalescing mapping algorithm with shared based time
|
|
US2017063355A1
|
|
Package programmable decoupling capacitor array
|
|
US2016335186A1
|
|
Prefetch tag for eviction promotion
|
|
US2016170910A1
|
|
Generating and/or employing a descriptor associated with a memory translation table
|
|
US2015363352A1
|
|
Pulse-latch based bus design for increased bandwidth
|
|
US2015324133A1
|
|
Systems and methods facilitating multi-word atomic operation support for system on chip environments
|
|
US2015095610A1
|
|
Multi-stage address translation for a computing device
|
|
US2015098469A1
|
|
TCP segmentation offload in a server on a chip
|
|
US2015032794A1
|
|
End-to-end flow control in system on chip interconnects
|
|
US2017097838A1
|
|
Virtual appliance on a chip
|
