|
US2012139051A1
|
|
Source/drain extension control for advanced transistors
|
|
US2012083132A1
|
|
Method for minimizing defects in a semiconductor substrate due to ion implantation
|
|
US2008237741A1
|
|
Methods of forming improved epi fill on narrow isolation bounded source/drain regions and structures formed thereby
|
|
US2008237661A1
|
|
Ultra-abrupt semiconductor junction profile
|
|
US2008227250A1
|
|
CMOS device with dual-epi channels and self-aligned contacts
|
|
US2008121932A1
|
|
Active regions with compatible dielectric layers
|
|
US2006084248A1
|
|
Methods of optimization of implant conditions to minimize channeling and structures formed thereby
|
