US9344272B1
|
|
Parallel replica CDR to correct offset and gain in a baud rate sampling phase detector
|
US9071320B1
|
|
Gain calibration for a timing error detector
|
US9148146B1
|
|
Scalable high-swing transmitter with rise and/or fall time mismatch compensation
|
US8995518B1
|
|
Equalizer for heavily clipped or compressed communications signals
|
US9208018B1
|
|
Systems and methods for reclaiming memory for solid-state memory
|
US9009565B1
|
|
Systems and methods for mapping for solid-state memory
|
US9026867B1
|
|
Systems and methods for adapting to changing characteristics of multi-level cells in solid-state memory
|
US9081701B1
|
|
Systems and methods for decoding data for solid-state memory
|
US9053012B1
|
|
Systems and methods for storing data for solid-state memory
|
US8018251B1
|
|
Input/output interfacing with low power
|
JP2010213259A
|
|
Power saving in ieee 802-style networks
|
JP2010171977A
|
|
Method for dynamic bandwidth allocation in passive optical network in which different optical network units transmit at different rates
|
JP2010158028A
|
|
Ieee802.1ae in epon (1gepon and 10gepon) network and method for practicing 802.1af security
|
US8004330B1
|
|
Reduction of electromagnetic interference for differential signals
|
US7986190B1
|
|
Jitter attenuation with a fractional-N clock synthesizer
|
US7916671B1
|
|
Echo cancellation for duplex radios
|
US7940088B1
|
|
High speed phase frequency detector
|
US7898295B1
|
|
Hot-pluggable differential signaling driver
|
US7954006B1
|
|
Method and apparatus for archiving data during unexpected power loss
|
US7777248B1
|
|
Semiconductor device for latch-up prevention
|