|
WO0072441A1
|
|
Automatic gain control and offset correction
|
|
US6396356B1
|
|
Linearization scheme for voltage controlled oscillator
|
|
US6300752B1
|
|
Common mode bias voltage generator
|
|
US6313685B1
|
|
Offset cancelled integrator
|
|
US6369658B1
|
|
Single-ended to differential transconductor
|
|
US6535567B1
|
|
Method and apparatus for suppression of jitter in data transmission systems
|
|
WO0016492A1
|
|
A single-chip cmos direct-conversion transceiver
|
|
US6122376A
|
|
State synchronized cipher text scrambler
|
|
US6472918B1
|
|
Self-referencing slicer method and apparatus for high-accuracy clock duty cycle generation
|
|
US6317068B1
|
|
Method and apparatus for matching common mode output voltage at a switched-capacitor to continuous-time interface
|
|
US6229466B1
|
|
Digital calibration method and apparatus for multi-bit delta-sigma D/A converter
|
|
US6529563B1
|
|
Method and apparatus for providing a self-sustaining precision voltage and current feedback biasing loop
|
|
US6198700B1
|
|
Method and apparatus for retiming test signals
|
|
US6584145B1
|
|
Sample rate converter
|
|
US6154075A
|
|
Error correcting programmable pulse generator
|
|
US6175248B1
|
|
Pulse width distortion correction logic level converter
|
|
US6215335B1
|
|
Nonoverlapping phased, resettable, peak detector
|
|
US6121831A
|
|
Apparatus and method for removing offset in a gain circuit
|
|
US6404810B1
|
|
Activation method in data transceivers
|
|
US6535565B1
|
|
Receiver rate converter phase calculation apparatus and method
|
