|
US9281042B1
|
|
Non-volatile memory using bi-directional resistive elements and capacitive elements
|
|
US2015244375A1
|
|
Temperature threshold circuit with hysteresis
|
|
US2015236584A1
|
|
Voltage generator with ramp rate control
|
|
US8917136B1
|
|
Charge pump system and method of operation
|
|
US2015115463A1
|
|
Stacked semiconductor devices
|
|
US2015054562A1
|
|
Level shifter with static precharge circuit
|
|
US8848480B1
|
|
Synchronous multiple port memory with asynchronous ports
|
|
US8861243B1
|
|
Four port memory with multiple cores
|
|
US2014269016A1
|
|
Multiport memory with matching address control
|
|
US2014241100A1
|
|
Synchronous multiple port memory with asynchronous ports
|
|
US2014203841A1
|
|
Systems and methods for reduced coupling between digital signal lines
|
|
US2014197871A1
|
|
Transmission system
|
|
US2014198590A1
|
|
Multiport memory with matching address control
|
|
US2014198561A1
|
|
Multiport memory with matching address and data line control
|
|
US2014197976A1
|
|
Bus signal encoded with data and clock signals
|
|
US2014015061A1
|
|
Methods and structures for multiport memory devices
|
|
US2014016400A1
|
|
Word line driver circuits and methods for SRAM bit cell with reduced bit line pre-charge voltage
|
|
US2013322159A1
|
|
Multi-port register file with multiplexed data
|
|
US2013235686A1
|
|
Bipolar primary sense amplifier
|
|
US2013181350A1
|
|
Semiconductor devices with nonconductive vias
|
