|
US9595321B1
|
|
Multi-level reversible resistance-switching memory
|
|
US9595323B1
|
|
Word line compensation for memory arrays
|
|
US9646880B1
|
|
Monolithic three dimensional memory arrays formed using sacrificial polysilicon pillars
|
|
US2017117324A1
|
|
Resistive random access memory containing a steering element and a tunneling dielectric element
|
|
US2017115342A1
|
|
Scan chain circuits in non-volatile memory
|
|
US9576657B1
|
|
Memory cells including vertically oriented adjustable resistance structures
|
|
US2017077184A1
|
|
Three-dimensional resistive random access memory containing self-aligned memory elements
|
|
US9443910B1
|
|
Silicided bit line for reversible-resistivity memory
|
|
US2016351722A1
|
|
Multiple junction thin film transistor
|
|
WO2015179537A1
|
|
Intrinsic vertical bit line architecture
|
|
US2016019960A1
|
|
Operation modes for adjustable resistance bit line structures
|
|
US9450023B1
|
|
Vertical Bit Line Non-Volatile Memory With Recessed Word Lines
|
|
US9390793B1
|
|
Leakage current compensation with reference bit line sensing in non-volatile memory
|
|
US2016260775A1
|
|
Parallel bit line three-dimensional resistive random access memory
|
|
US2016240665A1
|
|
Vertical transistor and local interconnect structure
|
|
US2016232969A1
|
|
Independent sense amplifier addressing and quota sharing in non-volatile memory
|
|
US2016139828A1
|
|
Independent set/reset programming scheme
|
|
US2016141337A1
|
|
Memory array having divided apart bit lines and partially divided bit line selector switches
|
|
US2016133320A1
|
|
Sense amplifier including a single-transistor amplifier and level shifter and methods therefor
|
|
US2016133836A1
|
|
High endurance non-volatile storage
|
