|
US5307477A
|
|
Two-level cache memory system
|
|
US5301153A
|
|
Redundant element substitution apparatus
|
|
US5297092A
|
|
Sense amp for bit line sensing and data latching
|
|
US5327381A
|
|
Redundancy selection apparatus and method for an array
|
|
US5386562A
|
|
Circular scheduling method and apparatus for executing computer programs by moving independent instructions out of a loop
|
|
US5285116A
|
|
Low-noise high-speed output buffer and method for controlling same
|
|
US5056110A
|
|
Differential bus with specified default value
|
|
US5111464A
|
|
Interrupt reporting for single-bit memory errors
|
|
US5179670A
|
|
Slot determination mechanism using pulse counting
|
|
IL89120D0
|
|
Circuit synchronization system
|
|
US5027270A
|
|
Processor controlled interface with instruction streaming
|
|
US4879676A
|
|
Method and apparatus for precise floating point exceptions
|
|
JPS62260245A
|
|
Computer system
|
|
EP0236615A2
|
|
Functional units for computers
|
|
US4805098A
|
|
Write buffer
|
|
US4953073A
|
|
Cup chip having tag comparator and address translation unit on chip and connected to off-chip cache and main memories
|
