|
US2017090927A1
|
|
Control transfer instructions indicating intent to call or return
|
|
US2016378498A1
|
|
Systems, Methods, and Apparatuses for Last Branch Record Support
|
|
US2015186290A1
|
|
System, apparatus, and method for transparent page level instruction translation
|
|
US2013305019A1
|
|
Instruction and logic to control transfer in a partial binary translation system
|
|
US2010205344A1
|
|
Unified cache structure that facilitates accessing translation table entries
|
|
US2009282225A1
|
|
Store queue having restricted and unrestricted entries
|
|
US2009265532A1
|
|
Anti-prefetch instruction
|
|
US2009234866A1
|
|
Floating Point Unit and Cryptographic Unit Having a Shared Multiplier Tree
|
|
US2009217013A1
|
|
Method and apparatus for programmatically rewinding a register inside a transaction
|
|
US2009187727A1
|
|
Using address and non-address information for improved index generation for cache memories
|
|
US2007136562A1
|
|
Decoupling register bypassing from pipeline depth
|
|
US2006168432A1
|
|
Branch prediction accuracy in a processor that supports speculative execution
|
