WO2014022329A1
|
|
Co/ni multilayers with improved out-of plane anisotropy for magnetic device applications
|
EP2707876A1
|
|
Co/Ni MULTILAYERS WITH IMPROVED OUT-OF-PLANE ANISOTROPY FOR MAGNETIC DEVICE APPLICATIONS
|
WO2012112563A2
|
|
Methods and compositions for the target-localized anchoring of detectable label
|
WO2012109519A2
|
|
Magnetic element with improved out-of-plane anisotropy for spintronic applications
|
WO2012054082A1
|
|
Reference cell architectures for small memory array block activation
|
WO2012050604A1
|
|
Fast and accurate current driver with zero standby current & features for boost and temperature compensation for mram write circuit
|
WO2011097021A2
|
|
A read disturb free smt mram reference cell circuit
|
WO2011049623A1
|
|
A novel bit line preparation method in mram fabrication
|
WO2011040953A1
|
|
Method of high density memory fabrication
|
WO2011034572A1
|
|
Partial cladded write line to enhance write margin for magnetic random access memory
|
WO2010151297A1
|
|
A method and apparatus for scrubbing accumulated data errors from a memory system
|
US7919407B1
|
|
Method of high density field induced MRAM process
|
WO2010056577A1
|
|
Methods and compositions in particle-based detection of target molecules using linking molecules
|
US2011076853A1
|
|
Novel process method for post plasma etch treatment
|
US2011038200A1
|
|
Magnetic memory capable of minimizing gate voltage stress in unselected memory cells
|
US2011002162A1
|
|
Gate drive voltage boost schemes for memory array
|
US2010315869A1
|
|
Spin torque transfer MRAM design with low switching current
|
US2010302838A1
|
|
Read disturb-free SMT reference cell scheme
|
US2010277974A1
|
|
Single bit line SMT MRAM array architecture and the programming method
|
US2010240151A1
|
|
Method of double patterning and etching magnetic tunnel junction structures for spin-transfer torque MRAM devices
|