|
US2010306473A1
|
|
Cache line use history based done bit modification to D-cache replacement scheme
|
|
US2010306474A1
|
|
Cache line use history based done bit modification to I-cache replacement scheme
|
|
US2010306471A1
|
|
D-cache line use history based done bit based on successful prefetchable counter
|
|
US2010306472A1
|
|
I-cache line use history based done bit based on successful prefetchable counter
|
|
US2010077177A1
|
|
Vector morphing mechanism for multiple processor cores
|
|
US2008162908A1
|
|
structure for early conditional branch resolution
|
|
US2008162905A1
|
|
Design structure for double-width instruction queue for instruction execution
|
|
US2009006754A1
|
|
Design structure for l2 cache/nest address translation
|
|
US2008162895A1
|
|
Scheduling instructions in a cascaded delayed execution pipeline to minimize pipeline stalls caused by a cache miss
|
|
US2008162907A1
|
|
Structure for self prefetching l2 cache mechanism for instruction lines
|
|
US2008162819A1
|
|
Design structure for self prefetching l2 cache mechanism for data lines
|
|
US2008162894A1
|
|
structure for a cascaded delayed execution pipeline
|
|
US2009210677A1
|
|
System and Method for Optimization Within a Group Priority Issue Schema for a Cascaded Pipeline
|
|
US2009210672A1
|
|
System and Method for Resolving Issue Conflicts of Load Instructions
|
|
US2009210666A1
|
|
System and Method for Resolving Issue Conflicts of Load Instructions
|
|
US2009210668A1
|
|
System and method for optimization within a group priority issue schema for a cascaded pipeline
|
|
US2009210669A1
|
|
System and Method for Prioritizing Floating-Point Instructions
|
|
US2009210664A1
|
|
System and Method for Issue Schema for a Cascaded Pipeline
|
|
US2009204787A1
|
|
Butterfly Physical Chip Floorplan to Allow an ILP Core Polymorphism Pairing
|
|
US2009204792A1
|
|
Scalar Processor Instruction Level Parallelism (ILP) Coupled Pair Morph Mechanism
|
