Systems and methods for supporting a plurality of load accesses of a cache in a single cycle
US2016026486A1
An allocation and issue stage for reordering a microinstruction sequence into an optimized microinstruction sequence to implement an instruction set agnostic runtime architecture
US2016026484A1
System converter that executes a just in time optimizer for executing code from a guest image
US2016026482A1
Using a plurality of conversion tables to implement an instruction set agnostic runtime architecture
US2014281426A1
Method for populating a source view data structure by using register template snapshots
US2014281116A1
Method and Apparatus to Speed up the Load Access and Data Return Speed Path Using Early Lower Address Bits
KR20150132355A
A method for implementing a line speed interconnect structure
WO2014151652A1
Method and apparatus to allow early dependency resolution and data forwarding in a microprocessor
CN105122206A
Method and apparatus for guest return address stack emulation supporting speculation
WO2014150971A1
A method for dependency broadcasting through a block organized source view data structure
EP2972794A1
A method for executing blocks of instructions using a microprocessor architecture having a register view, source view, instruction view, and a plurality of register templates
WO2014150806A1
A method for populating register view data structure by using register template snapshots
WO2014150991A1
A method for implementing a reduced size register view data structure in a microprocessor
CN105210040A
A method for executing multithreaded instructions grouped onto blocks
CN105247484A
A method for emulating a guest centralized flag architecture by using a native distributed flag architecture
US2014282575A1
Method and apparatus to avoid deadlock during instruction scheduling using dynamic port remapping
US2014281422A1
Method and apparatus for sorting elements in hardware structures
US2015067230A1
Systems and methods for faster read after write forwarding using a virtual address
WO2014022115A1
Systems and methods for supporting a plurality of load accesses of a cache in a single cycle
CN104583975A
A disambiguation-free out of order load store queue
