|
US2014006739A1
|
|
Systems, apparatuses, and methods for implementing temporary escalated privilege
|
|
US2014059333A1
|
|
Method, apparatus, and system for speculative abort control mechanisms
|
|
US2011154090A1
|
|
Controlling time stamp counter (TSC) offsets for mulitple cores and threads
|
|
US2011153952A1
|
|
System, method, and apparatus for a cache flush of a range of pages and TLB invalidation of a range of entries
|
|
US2011154079A1
|
|
Instruction for enabling a processor wait state
|
|
US2008091917A1
|
|
Apparatus and method for directing micro architectural memory region accesses
|
|
US2007260907A1
|
|
Technique to modify a timer
|
|
US2007156978A1
|
|
Steering system management code region accesses
|
