|
US2012193785A1
|
|
Multichip Packages
|
|
US2010244263A1
|
|
Chip packages
|
|
US2010200898A1
|
|
Image and light sensor chip packages
|
|
US2008150623A1
|
|
Voltage regulator integrated with semiconductor chip
|
|
US2008131983A1
|
|
Method for forming post passivation Au layer with clean surface
|
|
US2008088019A1
|
|
Structure and manufacturing method of a chip scale package
|
|
US2008042280A1
|
|
Semiconductor chip structure
|
|
US2007275503A1
|
|
Non-cyanide gold electroplating for fine-line gold traces and gold pads
|
|
USRE43674E
|
|
Post passivation metal scheme for high-performance integrated circuit devices
|
|
US2007026631A1
|
|
Metal pad or metal bump over pad exposed by passivation layer
|
|
US2007023919A1
|
|
Bonding pad on IC substrate and method for making the same
|
|
US2006163729A1
|
|
Structure and manufacturing method of a chip scale package
|
|
US2006125094A1
|
|
Metallization structure over passivation layer for IC chip
|
|
US2006022343A1
|
|
Very thick metal interconnection scheme in IC chips
|
|
US8421158B2
|
|
Chip structure with a passive device and method for forming the same
|
|
US2003222295A1
|
|
High performance system-on-chip inductor using post passivation process
|
|
US2003170934A1
|
|
Top layers of metal for high performance IC's
|
|
TW502420B
|
|
Design and assembly for high performance subsystem
|
|
TW502167B
|
|
Software programmable multi-function integrated circuit
|
