|
US6548224B1
|
|
Wiring substrate features having controlled sidewall profiles
|
|
US6586682B2
|
|
Printed wiring board with controlled line impedance
|
|
US6317331B1
|
|
Wiring substrate with thermal insert
|
|
US6299053B1
|
|
Isolated flip chip or BGA to minimize interconnect stress due to thermal mismatch
|
|
WO0007222A2
|
|
Method for forming low-impedance high-density deposited-on-laminate structures having reduced stress
|
|
US6323435B1
|
|
Low-impedance high-density deposited-on-laminate structures having reduced stress
|
|
US6262579B1
|
|
Method and structure for detecting open vias in high density interconnect substrates
|
|
US6440641B1
|
|
Deposited thin film build-up layer dimensions as a method of relieving stress in high density interconnect printed wiring board substrates
|
|
US6165892A
|
|
Method of planarizing thin film layers deposited over a common circuit base
|
|
US6203967B1
|
|
Method for controlling stress in thin film layers deposited over a high density interconnect common circuit base
|
