Instruction predication using instruction address pattern matching
US2013138925A1
Processing core with speculative register preprocessing in unused execution unit cycles
US2013111186A1
Detecting logically non-significant operation based on opcode and operand and setting flag to decode address specified in subsequent instruction as different address
US2013036296A1
Floating point execution unit with fixed point functionality
US2012084535A1
Opcode space minimizing architecture utilizing a least significant portion of an instruction address as upper register address bits
US2011321049A1
Programmable integrated processor blocks
US2011298788A1
Performing vector multiplication
US2011302450A1
Fault tolerant stability critical execution checking using redundant execution pipelines
US2010023568A1
Dynamic range adjusting floating point execution unit
CA2178388A1
Alarm system to assist in gauging the size of a door opening
