|
US2014006903A1
|
|
Utilizing error correcting code data associated with a region of memory
|
|
US2013339653A1
|
|
Identification and consolidation of page table entries
|
|
US2013339651A1
|
|
Page table entry consolidation
|
|
US2013339652A1
|
|
Radix table translation of memory
|
|
US2013262817A1
|
|
Hybrid address translation
|
|
US2012151185A1
|
|
Fine-grained privilege escalation
|
|
US2012144165A1
|
|
Sideband payloads in pseudo no-operation instructions
|
|
US2011035643A1
|
|
System and apparatus for error-correcting register files
|
|
US2010250905A1
|
|
Routing instructions in a processor
|
|
US2009089817A1
|
|
Structure for multi-threaded processing
|
|
US2009089506A1
|
|
Structure for cache function overloading
|
|
US2009089553A1
|
|
Multi-threaded processing
|
|
US2009089650A1
|
|
Cache function overloading
|
