|
US2019057024A1
|
|
Intelligent redundant array of independent disks with high performance recompaction
|
|
US2019057121A1
|
|
Predictable allocation latency in fragmented log structured file systems
|
|
US10061775B1
|
|
Scalable and persistent L2 adaptive replacement cache
|
|
US10078642B1
|
|
Dynamic memory shrinker for metadata optimization
|
|
US2018203870A1
|
|
Persistent file handle object container memory expiry
|
|
US2016218147A1
|
|
Method for forming PCM and RRAM 3-D memory cells
|
|
US2016155636A1
|
|
Deposition method for planar surfaces
|
|
US2017062432A1
|
|
4F2 SCR memory device
|
|
US2016056206A1
|
|
3-D planes memory device
|
|
US2016019112A1
|
|
Incremental error detection and correction for memories
|
|
US2016124456A1
|
|
NMOS regulated voltage reference
|
|
US2015372226A1
|
|
Variable selectivity silicon growth process
|
|
US2016306006A1
|
|
Self-testing a storage device via system management bus interface
|
|
US9349447B1
|
|
Controlling coupling in large cross-point memory arrays
|
|
US2016012889A1
|
|
Multiple bit per cell dual-alloy GST memory elements
|
