|
US2021127090A1
|
|
Distributed neural network processing on an intelligent image sensor stack
|
|
US2021089637A1
|
|
Methods and apparatus for persistent biometric profiling
|
|
WO2021046000A1
|
|
Performing processing-in-memory operations related to pre-synaptic spike signals, and related methods and systems
|
|
WO2021041567A1
|
|
Memory device having 2-transistor memory cell and access line plate
|
|
US2021089449A1
|
|
Managing data dependencies in a transfer pipeline of a hybrid dimm
|
|
US2021089454A1
|
|
Low latency cache for non-volatile memory in a hybrid dimm
|
|
WO2021041558A1
|
|
Memory device having 2-transistor vertical memory cell and shared channel region
|
|
US2021089450A1
|
|
Managing data dependencies for out of order processing in a hybrid dimm
|
|
US2021064435A1
|
|
Memory Interface for a Multi-Threaded, Self-Scheduling Reconfigurable Computing Fabric
|
|
US2021064374A1
|
|
Execution or write mask generation for data selection in a multi-threaded, self-scheduling reconfigurable computing fabric
|
|
US2021056019A1
|
|
Garbage collection in a memory sub-system during a low battery state
|
|
US2021057018A1
|
|
Sequential slc read optimization
|
|
US2021055878A1
|
|
Data compaction within the same plane of a memory component
|
|
US2021064265A1
|
|
Garbage collection in a memory component using an adjusted parameter
|
|
US2021055990A1
|
|
Performing error control operation on memory component for garbage collection
|
|
US2021055964A1
|
|
Computational Partition for a Multi-Threaded, Self-Scheduling Reconfigurable Computing Fabric
|
|
US2021043731A1
|
|
Transistor And Methods Of Forming Transistors
|
|
US2021072287A1
|
|
Methods for triggering oscilloscopes and oscilloscopes employing the same
|
|
US2021066502A1
|
|
Ferroelectric Transistors and Assemblies Comprising Ferroelectric Transistors
|
|
US2021049068A1
|
|
Coordinated error detection
|
