|
US2013299882A1
|
|
Method and system for a GAN vertical JFET with self-aligned source metallization
|
|
US2013299873A1
|
|
Method and system for a gallium nitride vertical JFET with self-aligned gate metallization
|
|
US2013161705A1
|
|
Method and system for a GaN vertical JFET with self-aligned source and gate
|
|
US2013161634A1
|
|
Method and system for fabricating edge termination structures in GaN materials
|
|
US2013161740A1
|
|
Lateral High-Voltage Transistor with Buried Resurf Layer and Associated Method for Manufacturing the Same
|
|
US2013146886A1
|
|
Vertical GaN JFET with gate source electrodes on regrown gate
|
|
US2013126885A1
|
|
Method and system for fabricating floating guard rings in GaN materials
|
|
US2013049076A1
|
|
Power device with integrated Schottky diode and method for making the same
|
|
US2013043534A1
|
|
High density lateral DMOS with recessed source contact
|
|
US2013043532A1
|
|
Lateral high-voltage transistor and associated method for manufacturing
|
|
US2013032895A1
|
|
High-voltage transistor device
|
|
US2013020632A1
|
|
Lateral transistor with capacitively depleted drift region
|
|
US2012320476A1
|
|
High-voltage devices with integrated over-voltage protection and associated methods
|
|
US2012280308A1
|
|
Vertical power transistor die packages and associated methods of manufacturing
|
|
US2011201171A1
|
|
Processes for forming isolation structures for integrated circuit devices
|
|
US2012199911A1
|
|
Vertical discrete device with drain and gate electrodes on the same surface and method for making the same
|
|
US2012007567A1
|
|
Low loss discharge circuits for EMI filter capacitors
|
|
US2012126340A1
|
|
CMOS devices with reduced short channel effects
|
|
US2011227191A1
|
|
Silicon-on-insulator devices with buried depletion shield layer
|
|
US2011204435A1
|
|
Vertical capacitive depletion field effect transistor
|
